TY - GEN
T1 - Design of a 1.8V 8-bit 500MSPS Folding-interpolation CMOS A/D converter with a folder averaging technique
AU - Lee, Dongjin
AU - Song, Jaewon
AU - Shin, Jongha
AU - Hwang, Sanghoon
AU - Song, Minkyu
AU - Wysocki, Tad
PY - 2007
Y1 - 2007
N2 - In this paper, a CMOS analog-to-digital converter (ADC) with an 8-bit 500MSPS at 1.8V is designed. The architecture of the proposed ADC is based on a Folding ADC with a cascaded-folding and a cascaded-interpolation structure. A self-linearized pre-amplifier with source degeneration technique and a folder averaging technique for the high-performance are introduced. Further, a novel auto-switching encoder is also proposed. The chip has been fabricated with 0.18μm 1-poly 5-metal CMOS technology. The active chip area is 0.79mm 2 and it consumes about 200mW at 1.8V power supply. The DNL and INL are within ±0.6/±0.6LSB, respectively. The measured result of SNDR is 47.05dB.
AB - In this paper, a CMOS analog-to-digital converter (ADC) with an 8-bit 500MSPS at 1.8V is designed. The architecture of the proposed ADC is based on a Folding ADC with a cascaded-folding and a cascaded-interpolation structure. A self-linearized pre-amplifier with source degeneration technique and a folder averaging technique for the high-performance are introduced. Further, a novel auto-switching encoder is also proposed. The chip has been fabricated with 0.18μm 1-poly 5-metal CMOS technology. The active chip area is 0.79mm 2 and it consumes about 200mW at 1.8V power supply. The DNL and INL are within ±0.6/±0.6LSB, respectively. The measured result of SNDR is 47.05dB.
UR - http://www.scopus.com/inward/record.url?scp=49749112005&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=49749112005&partnerID=8YFLogxK
U2 - 10.1109/ECCTD.2007.4529606
DO - 10.1109/ECCTD.2007.4529606
M3 - Conference contribution
AN - SCOPUS:49749112005
SN - 1424413427
SN - 9781424413423
T3 - European Conference on Circuit Theory and Design 2007, ECCTD 2007
SP - 356
EP - 359
BT - European Conference on Circuit Theory and Design 2007, ECCTD 2007
PB - IEEE Computer Society
T2 - European Conference on Circuit Theory and Design 2007, ECCTD 2007
Y2 - 26 August 2007 through 30 August 2007
ER -